Problèmes d'utilisation de "générer" et "genvar" w

C

Chanquete

Guest
Salut,

J'ai généré le code Verilog copiées à la fin de ce message.Lors de la compilation avec ncverilog-je obtenir le eror suivantes:

. (ref ref [col_gen * 8 : 8]),
|
ncelab: * E, RNOTCX (.. \ full \ full_me_reg2.v, 264 | 2: utilisation illégale d'un nombre réel
dans le cadre d'une expression.
. (ref ref [col_gen * 8 : 8]),Il semble que ncverilog a des problèmes avec générer des déclarations.N'importe qui peut m'aider?Merci beaucoup d'avance!

Meilleur!
-------------------------------------------------- ------------------

genvar row_gen, col_gen;

générer

for (row_gen = 0; row_gen <8; row_gen = row_gen 1)
commencer: pe_row
for (col_gen = 0; col_gen <8; col_gen = col_gen 1)
commencer: pe_col_l
pe_full u_pe_full (
. rst_n (rst_n),. CLK (CLK),
. (ref ref [col_gen * 8 : 8]),
. (enable_ref enable_ref [row_gen]),
. (enable_search enable_search [row_gen]),
. SEL (SEL [row_gen]),
. (search [col_gen * 8 : 8]),
. previous_pe (next_pe [128 * (row_gen 1) col_gen * 8 : 8]),
. next_pe (next_pe [128 * row_gen col_gen * 8 : 8]),
. sum_in (adder_l [144 * row_gen col_gen * 16 : 16]),
. sum_out (adder_l [144 * row_gen (col_gen 1) * 16 : 16]));
fin
for (col_gen = 8; col_gen <16; col_gen = col_gen 1)
commencer: pe_col_r
pe_full u_pe_full (
. rst_n (rst_n),. CLK (CLK),
. (ref ref [col_gen * 8 : 8]),
. (enable_ref enable_ref [row_gen]),
. (enable_search enable_search [row_gen]),
. SEL (SEL [row_gen]),
. (search [col_gen * 8 : 8]),
. previous_pe (next_pe [128 * (row_gen 1) col_gen * 8 : 8]),
. next_pe (next_pe [128 * row_gen col_gen * 8 : 8]),
. (sum_in adder_m [144 * row_gen (col_gen-* 16 : 16]),
. (sum_out adder_m [144 * row_gen (col_gen-8 1) * 16 : 16]));
fin
fin
endgenerate

 
Commander cette tranche certains manquait ....Code:

genvar row_gen, col_gen;générer

for (row_gen = 0; row_gen <8; row_gen = row_gen 1) commencer: pe_row

for (col_gen = 0; col_gen <8; col_gen = col_gen 1) commencer: pe_col_l

pe_full u_pe_full (

. rst_n (rst_n),

. CLK (CLK),

. (ref ref [col_gen * 8: 8]),

. (enable_ref enable_ref [row_gen]),

. (enable_search enable_search [row_gen]),

. SEL (SEL [row_gen]),

. (search [col_gen * 8: 8]),

. previous_pe (next_pe [128 * (row_gen 1) col_gen * 8: 8]),

. next_pe (next_pe [128 * row_gen col_gen * 8: 8]),

. sum_in (adder_l [144 * row_gen col_gen * 16: 16]),

. sum_out (adder_l [144 * row_gen (col_gen 1) * 16: 16]));

fin

for (col_gen = 8; col_gen <16; col_gen = col_gen 1) commencer: pe_col_r

pe_full u_pe_full (

. rst_n (rst_n),

. CLK (CLK),

. (ref ref [col_gen * 8: 8]),

. (enable_ref enable_ref [row_gen]),

. (enable_search enable_search [row_gen]),

. SEL (SEL [row_gen]),

. (search [col_gen * 8: 8]),

. previous_pe (next_pe [128 * (row_gen 1) col_gen * 8: 8]),

. next_pe (next_pe [128 * row_gen col_gen * 8: 8]),

. sum_in (adder_m [144 * row_gen col_gen * 16: 16]),

. (sum_out adder_m [144 * row_gen (col_gen-8 1) * 16: 16]));

fin

fin
 

Welcome to EDABoard.com

Sponsor

Back
Top